

The Challenges and Opportunities for CMOS IC Design in the Future

❖ Outline

- The design challenge in the future
- Design constrain for process limitation
- SoC design trend
- Design methodology in the future
- Conclusions

❖ Speaker

林盈熙 **Ying Hsi Lin**, yslin@realtek.com Tel: 03-5780211 ext:5540

- 瑞昱半導體 研發中心 副總經理
- 2010 第 18 屆經濟部產業科技發展獎 個人成就獎－研發管理創新類
- 2009 研發經理類- 國家傑出經理獎
- 工業技術研究院 電腦通訊研究所 1995/10~1999/10
- 1995 台大電機研究所畢
- 發表 35 篇以上國內外期刊論文
- 15 篇以上國內外專利

YING-HSI LIN published (2005~ 2013)

1. Shen-Yu Peng, Tzu-Chi Huang, Yu-Huei Lee, Chao-Chang Chiu, Ke-Horng Chen, Ying-Hsi Lin, Chao-Cheng Lee, Tsung-Yen Tsai, Chen-Chih Huang, Long-Der Chen, and Cheng-Chen Yang, "Instruction-Cycle-Based Dynamic Voltage Scaling Power Management for Low-Power Digital Signal Processor with 53% Power Savings," *in IEEE Journal of Solid-State Circuits*, pp.2649-2661, Nov. 2013. (invited).
2. Yu-Huei Lee¹, Shen-Yu Peng¹, Alex Chun-Hsien Wu¹, Chao-Chang Chiu¹, Yao-Yi Yang¹, Ming-Hsin Huang¹, Ke-Horng Chen¹, Ying-Hsi Lin², Shih-Wei Wang^{1, 2}, Ching-Yuan Yeh², Chen-Chih Huang², Chao-Cheng Lee, "A

low Quiescent Current Asynchronous Digital-LDO with PLL-Modulated Fast-DVS Power Management in 40nm CMOS SoC for MIPS Performance Improvement”, *IEEE Journal of Solid-State Circuits*, p.p.1018-1030, April 2013 (invited).

3. Chih-Ying Hsiao, and Tzong-Lin Wu, Shih-Hung Wang, Chien-Chung Wang, Wen-Shan Wang, and Ying-Hsi Lin, “Radio-Frequency Interference Mitigation Strategies for High-Speed Connectors”, *2013 IEEE Electrical Design of Advanced Packaging and Systems Symposium*.
4. Yu-Huei Lee, Chao-Chang Chiu, Shen-Yu Peng, Ke-Horng Chen, Ying-Hsi Lin, Chao-Cheng Lee, Chen-Chih Huang, and Tsung-Yen Tsa, “A Near-Optimum Dynamic Voltage Scaling (DVS) in 65nm Energy-Efficient Power Management with Frequency-Based Control (FBC) for SoC System,” *in IEEE Journal of Solid-State Circuits*, pp.2563-2575 , November, 2012. (invited).
5. Tzu-Chi Huang, Chun-Yu Hsieh, Yao-Yi Yang, Yu-Huei Lee, Yu-Chai Kang, Ke-Horng Chen, Chen-Chih Huang, and Ying-Hsi Lin, “A Battery-free 217 nW Static Power Buck Converter for Wireless RF Energy Harvesting with α -Calibrated Dynamic On/Off Time and Adaptive Phase Lead Control,” *in IEEE Journal of Solid-State Circuits*, pp. 852-862, April, 2012. (invited).
6. Wen-Shen Chou, Tzu-Chi Huang ; Yu-Huei Lee ; Yao-Yi Yang ; Yi-Ping Su ; Ke-Horng Chen ; Chen-Chih Huang ; Ying-Hsi Lin ; Chao-Cheng Lee ; Kuei-Ann Wen ; Ying-Chih Hsu ; Yung-Chow Peng ; Fu-Lung Hsueh, “An Embedded Dynamic Voltage Scaling (DVS) System Through 55 nm Single-Inductor Dual-Output (SIDO) Switching Converter for 12-Bit Video Digital-to-Analog Converter,” *in IEEE Journal of Solid-State Circuits*, pp. 1568-1584, July, 2012.
7. Yu-Huei Lee, Wei-Chung Chen, Chao-Chang Chiu, Shen-Yu Peng, Kuan-Yu Chu, Ke-Horng Chen, Ying-Hsi Lin, Chen-Chih Huang, Chao-Cheng Lee, “A Single-Inductor Dual-Output (SIDO) Converter with Switchable Digital-or-Analog Low-Dropout Regulator for Ripple Suppression and High Efficiency Operation,” *2012 IEEE ASSCC*, Nov. 2012.
8. Shen-Yu Peng, Yu-Huei Lee, Chun-Hsien Wu, Ke-Horng Chen, Ying-Hsi Lin, Chao-Cheng Lee, Chen-Chih Huang, Ching-Yuan Yeh, “Real-Time Instruction-Cycle-Based Dynamic Voltage Scaling (iDVS) Power Management for Low-Power Digital Signal Processor (DSP) with 53% Energy Savings,” *2012 IEEE ASSCC*, Nov. 2012.
9. Yu-Huei Lee, Shen-Yu Peng, Alex Chun-Hsien Wu, Chao-Chang Chiu, Yao-Yi Yang, Ming-Hsin Huang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Wei Wang, Ching-Yuan Yeh, Chen-Chih Huang, Chao-Cheng Lee, “A 50nA Quiescent Current Asynchronous Digital-LDO with PLL-Modulated Fast-DVS Power Management in 40nm CMOS for 5.6 times MIPS Performance,” *VLSI 2012*.
10. Yu-Huei Lee, Tzu-Chi Huang, Yao-Yi Yang, Wen-Shen Chou, Ke-Horng Chen, Chen-Chih Huang, and Ying-Hsi Lin, “Minimized Transient and Steady-state Cross Regulation in 55 nm CMOS Single-Inductor Dual-Output (SIDO) Step-Down DC-DC Converter,” *in IEEE Journal of Solid-State Circuits*, Nov. 2011, to appear. (invited)
11. Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Jung Wang, Yi-Kuang Chen, and Chen-Chih Huang, “Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters with 91% Peak Efficiency,” *in IEEE Journal of Solid-State Circuits*, pp. 904-915, April, 2011. (invited)
12. Yu-Huei Lee, Chao-Chang Chiu, Ke-Horng Chen, Ying-Hsi Lin, Chen-Chih Huang, “On-the-fly Dynamic Voltage Scaling (DVS) in 65nm Energy-Efficient Power Management with Frequency-Based Control (FBC) for SoC System,” *2011 IEEE ASSCC*, Nov. 2011.

13. Pierre DAUTRICHE, "Analog Design trends and challenges in 28 and 20nm CMOS technology," **ESSCIRC 2011 C002-A2L-A1-5473**.
14. Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Jung Wang, Kuo-Lin Zheng, Po-Fung Chen, Chun-Yu Hsieh, Yu-Zhou Ke, Yi-Kuang Chen, Chen-Chih Huang, "A DVS Embedded Power Management for High Efficiency Integrated SoC in UWB System," **in IEEE Journal of Solid-State Circuits**, pp. 2227-2238, Nov. 2010. (Invited).
15. Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Jung Wang, Kuo-Lin Zheng, Po-Fung Chen, Chun-Yu Hsieh, Yu-Zhou Ke, Yi-Kuang Chen, Chen-Chih Huang, "A Power Management IC with 60 μ W Low-Voltage PWM Controller for UWB/802.11n Applications," **in IJEE**, pp. 109-118, June 2010.
16. Yu-Huei Lee, Ke-Horng Chen, Ying-Hsi Lin, Yao-Yi Yang, Shih-Jung Wang, Yi-Kuang Chen, and Chen-Chih Huang, "Minimized Transient and Steady-state Cross Regulation in 55nm CMOS Single-Inductor Dual-Output (SIDO) Step-Down DC-DC Converter," **2010 IEEE ASSCC, Section 2-3, Nov. 2010. (Invited to submit to JSSC)**
17. Yu-Huei Lee, Ke-Horng Chen, Ying-Hsi Lin, Yao-Yi Yang, Shih-Jung Wang, Yi-Kuang Chen, and Chen-Chih Huang, "Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters with 91% Peak Efficiency," **IEEE VLSI-Symposium on Technology and Circuits**, pp. 57-58, June, 2010. (Invited to submit to JSSC)
18. Yu-Huei Lee, Ke-Horng Chen, Ying-Hsi Lin, Yao-Yi Yang, Shih-Jung Wang, Yi-Kuang Chen, Chen-Chih Huang, "An Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters with 91% Peak Efficiency," **VLSI_2010**.
19. Chia-Jun Chang, Po-Chih Wang, Chih-Yu Tsai, Chin-Lung Li, Chiao-Ling Chang, Han-Jung Shih, Meng-Hsun Tsai, Wen-Shan Wang, Ka-Un Chan, and Ying-Hsi Lin, "A CMOS Transceiver with internal PA and Digital Pre-distortion For WLAN 802.11a/b/g/n Applications," **RFIC 2010**.
20. Yu-Huei Lee, Shih-Jung Wang, Yao-Yi Yang, Kuo-Lin Zheng, Po-Fung Chen, Chun-Yu Hsieh, Ming-Hsin Huang, Yu-Nong Tsai, Yu-Zhou Ke, Ke-Horng Chen, Yi-Kuang Chen, Chen-Chih Huang, Ying-Hsi Lin, "A DVS Embedded Power Management for High Efficiency Integrated SoC in UWB System," **2009 IEEE ASSCC**, pp. 321-324, Nov. 2009. (Invited to submit to JSSC)
21. Ming-Hsin Huang, Yu-Nong Tsai, Yu-Huei Lee, Shih-Jung Wang, Ying-Hsi Lin, Gin-Kou Ma, and Ke-Horng Chen, "Sub-1V input single-inductor dual-output (SIDO) DC-DC converter with adaptive load-tracking control (ALTC) for single-cell-powered system," **the 35rd European Solid-State Circuits Conference (ESSCIRC)**, pp.268-271, Sept. 2009.
22. Yu-Huei Lee, Shih-Jung Wang, Yao-Yi Yang, Kuo-Lin Zheng, Po-Fung Chen; Chun-Yu Hsieh, Ming-Hsin Huang, Yu-Nong Tsai, Yu-Zhou Ke, Yi-Kuang Chen, Chen-Chih Huang, Ying-Hsi Lin, and Ke-Horng Chen, "A High Efficiency and Compact Size 65nm Power Management Module with 1.2V Low-Voltage PWM Controller for UWB System Application," **the 35rd European Solid-State Circuits Conference (ESSCIRC)**, pp. 272 - 275, Sept. 2009.
23. Yung-Ming Chiu, Po-Chih Wang, Chin-Lung Li, Yi-Chang Shih, Yi-Jay Lin, Chung-Chan Huang, Kuo-Sheng Chung, Tsung-Yen Tsai, Hsien-Chong Hu, Pei-Si Wu, Yuh-Sheng Jean, Kai-Yi Huang, Shih-Min Lin, Chih-Kai Chien, Po-Ching Lin, Wen-Shan Wang, Hong-Ta Hsu, Ming-Chung Huang, Han-Jung Shih, Ka-Un Chan and Ying-Hsi Lin, "A 65nm Low-Power RF SoC with Internal PA for 802.11n Application," **ASSCC 2009**.
24. Yu-Huei Lee, Shih-Jung Wang, Yao-Yi Yang, Kuo-Lin Zheng, Po-Fung Chen, Chun-Yu Hsieh, Yu-Zhou Ke, Ke-Horng Chen, Yi-Kuang Chen, Chen-Chih Huang, Ying-Hsi Lin, "A High Efficiency and Compact Size 65nm Power Management with DVS Technique for UWB System," **ASSCC 2009**.

25. Chia-Jun Chang, Po-Chih Wang, Wei-Ming Chiu, Pei-Ju Chiu, Chun-Cheng Wang, Yi-Ming Chang, Chien-Yu Chen, Kai-Te Chen, Chao-Hua Lu, Shih-Min Lin, Chih-Pao Lin, Yung-Ming Chiu, Ka-Un Chan, Ying-Hsi Lin and Chao-Cheng Lee, "A MISO CMOS Transceiver with internal PA for WLAN 802.11b/g/n Applications," **JSSCC 2009 invited**.
26. Li-Yi Lin, Hsin-Chang Lin, and Shih-Arn Hwang, "Incremental Physical Design Method for Flat SOC Design," **VLSI 2009**.
27. Chia-Jun Chang, Po-Chih Wang, Wei-Ming Chiu, Pei-Ju Chiu, Chun-Cheng Wang, Yi-Ming Chang, Chien-Yu Chen, Kai-Te Chen, Chao-Hua Lu, Shih-Min Lin, Chih-Pao Lin, Ka-Un Chan, Ying-Hsi Lin and Chao-Cheng Lee, "A MISO CMOS Transceiver For WLAN 802.11b/g/n Applications," **RFIC 2008**.
28. Kai-Yi Huang, Po-Chih Wang, Yuh-Sheng Jean, Ta-Hsun Yeh, Ying-Hsi Lin, "Characterization and Modeling of Asymmetric LDD MOSFET for 65nm CMOS RF Power Amplifier Design," **RFIC 2008**.
29. Yung-Ming Chiu, Tsung-Ming Chen, Po-Yu Chen, Richard Kuan, Yi-Chang Shih, Yi-Jay Lin, Chin-Lung Li, Yuh-Sheng Jean, Kai-Yi Huang, Shih-Min Lin, Chih-Kai Chien, Po-Ching Lin, Wen-Shan Wang, Hong-Ta Hsu, Ming-Chung Huang, Chao-Hua Lu, Han-Jung Shih, Ka-Un Chan and Ying-Hsi Lin, "A 65nm Low-power CMOS Transceiver for 802.11n Portable Application," **RFIC 2008**.
30. Po-Chih Wang, Kai-Yi Huang, Yu-Fu Kuo, Ming-Chong Huang, Chao-Hua Lu, Tzung-Ming Chen, Chia-Jun Chang, Ka-Un Chan, Ta-Hsun Yeh, Wen-Shan Wang, Ying-Hsi Lin and Chao-Cheng Lee, "A 2.4-GHz +25dBm P-1dB linear Power Amplifier with Dynamic Bias Control in a 65-nm CMOS Process," **ESSCIRC 2008**.
31. Cheng-Chung Hsu, Chen-Chih Huang, Ying-Hsi Lin, Chao-Cheng Lee, "A 10b 200MS/s Pipelined Folding ADC with Offset Calibration," **ESSCIRC 2007**.
32. Cheng-Chung Hsu, Fong-Ching Huang, Chih-Yung Shih, Chen-Chih Huang, Ying-Hsi Lin, Chao-Cheng Lee, Behzad Razavi, "An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration," **ISSCC 2007_D25_07Aut2**.
33. Tzung-Ming Chen, Yung-Ming Chiu, *Member, IEEE*, Chun-Cheng Wang, *Member, IEEE*, Ka-Un Chan, Ying-Hsi Lin, Ming-Chong Huang, Chao-Hua Lu, Wen-Shan Wang, Che-Sheng Hu, Chao-Cheng Lee, Jiun-Zen Huang, Bin-I Chang, Shih-Chieh Yen, and Ying-Yao Lin, "A Low-Power Full-Band 802.11a/b/g WLAN Transceiver with on-chip PA," **JSSCC 2007**.
34. Po-Chih Wang, Chia-Jun Chang, Wei-Ming Chiu, Pei-Ju Chiu, Chun-Cheng Wang, Chao-Hua Lu, Kai-Te Chen, Ming-Chong Huang, Yi-Ming Chang, Shih-Min Lin, Ka-Un Chan, Ying-Hsi-Lin and Chao-Cheng Lee, "A 2.4GHz Fully Integrated Transmitter Front End with +26.5-dBm On-Chip CMOS Power Amplifier," **RFIC 2007**.
35. Cheng-Chung Hsu, Chen-Chih Huang, Ying-Hsi Lin, Chao-Cheng Lee, Zaw Soe, Turgut Aytur, Ran-Hong Yan, "A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS," **VLSI 2007**.
36. Shih-Chieh Yen, Ying-Yao Lin, Tzung-Ming Chen, Yung-Ming Chiu, Bin-I Chang, Ka-Un Chan, Ying-Hsi-Lin, Ming-Chong Huang, Jiun-Zen Huang, Chao-Hua Lu, Wen-Shan Wang, Che-Sheng Hu and Chao-Cheng Lee, "A Low-power Full-band 802.11abg CMOS Transceiver with On-chip PA," **RFIC 2006**.
37. Ying-Hsi Lin, Ka-Un Chan, Chia-Jun Chang, Tsung-Ming Chen, Ying-Yao Lin and Han-Chang Kang, "A single-chip direct-sequence spread-spectrum CMOS transceiver for high performance, low cost 2.4-GHz cordless applications," **ASSCC 2005 8012**.