Turning Challenges into Opportunities

Outline

- **Introduction of Realtek Semi. Corp.**
- **Design constrain for process limitation**
- **Design challenges in the future**
- **SoC design trend and design methodology**
- **Market & Products opportunities**
- **Conclusion**

❖ Speaker

林盈熙 **Ying Hsi Lin**, yslin@realtek.com Tel: 03-5780211 ext:15540, GSM: 0955073920

Ying-Hsi Lin received the B.S. degree from National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1993, and the M.S. degree in electrical engineering from National Taiwan University in 1995.

He joined Computer & Communication Research Lab at ITRI, as a researcher in 1995, and became project leader of CMOS RF and high speed mixed-signal circuits design in 1998. Since joining ITRI CCL, he has been working on CMOS radio frequency integrated circuits and mixed-signal circuits IC design for computer and communication application. In October 1999, He joined Realtek Semiconductor Corp., as a RF manager, where he was responsible for several R&D CMOS RF projects including GPS, Bluetooth, WLAN 802.11abg, 802.11n, 802.11ac, WLAN CE and UWB, and also involving CMOS RF IC mass production planning. In the circuits design, his activities ranged are RF synthesizer, LNA, Mixer, modulator, PA, filter, PGA, mixed-signal circuits, ESD circuits, RF device modeling, RF system calibration and communication system design. In 2009, he was promoted to vice president of Realtek Semi. Corp, and led the Research & Design Center of Realtek. In 2010, he received an award “National Outstanding Manager in R&D Topic” from Chinese Professional Management Association. He had over 55 publications in international journal and conference papers and also holds more than 40 patents in the area of mixed-signal and RF IC design.

YING-HSI LIN publications (2005~ 2015)

1. Yang, S.; Yang, Y.; Chen, K.; Lin, Y.; Tsai, T.; Lin, S.; Lee, C. , **"A Low-THD Class-D Audio Amplifier With Dual-Level Dual-Phase Carrier Pulsewidth Modulation"**, *Industrial Electronics, IEEE Transactions on , Year: 2015, Volume: 62, Issue: 11 Pages: 7181 - 7190*
2. Su, Y.P.; Lin, C.H.; Huang, T.F.; Chen, K.; Chen, W.C.; Chen, K.H.; Chen, K.; Wey, C.L.; Lin, Y.H.; Lee, C.C.; Chen, S.R.; Tsai, T.Y; Maity, S., **"CCM/GM Relative Skip Energy Control and Bidirectional Dynamic Slope Compensation in Single-inductor Multiple-output DC-DC Converter for Wearable Device Power Solution"** *, IEEE Transactions on Power Electronics 2015, Volume: PP, Issue: 99, Pages: 1 - 1, DOI:*
3. Wei-Chung Chen; Yi-Ping Su; Tzu-Chi Huang; Tsu-Wei Tsai; Ruei-Hong Peng; Kuei-Liang Lin; Ke-Horng Chen; Ying-Hsi Lin; Chao-Cheng Lee; Shian-Ru Lin; Tsung-Yen Tsai ,**"Single-Inductor Quad-Output Switching Converter With Priority-Scheduled Program for Fast Transient Response and Unlimited Load Range in 40 nm CMOS Technology"**, *IEEE Journal of Solid-State Circuits, (JSSC), Volume: 50, Issue: 7 Pages: 1525 - 1539*
4. Che-Hao Meng; Chih-Wei Chang; Chao-Chang Chiu; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chao-Cheng Lee, **"High efficiency and total harmonic distortion improvement by zero current prediction technique for transformer-free buck power factor corrector"**, *2014 IEEE Energy Conversion Congress and Exposition (ECCE), Pages: 1228 - 1231*
5. Yi-Ping Su; Chiun-He Lin; Te-Fu Yang; Ru-Yu Huang; Wei-Chung Chen; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chao-Cheng Lee, **"CCM/GM relative skip energy control in single-inductor multiple-output DC-DC converter for wearable device power solution"**, *2014 IEEE Asian Solid-State Circuits Conference (A-SSCC), Pages: 65 - 68*
6. Shin-Hao Chen; Shen-Yu Peng; Ke-Horng Chen; Shin-Chi Lai; Sheng Kang; Kevin Cheng; Ying-Hsi Lin; Chen-Chih Huang; Chao-Cheng Lee, **"A 2.5W tablet speaker delivering 3.2W pseudo high power by psychoacoustic model based adaptive power management system"**, *2014 IEEE Asian Solid-State Circuits Conference (A-SSCC), Pages: 221 - 224*
7. Hsin-Chieh Chen; Wei-Chung Chen; Ying-Wei Chou; Meng-Wei Chien; Chin-Long Wey; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chao-Cheng Lee , **"Anti-ESL/ESR variation robust constant-on-time control for DC-DC buck converter in 28nm CMOS technology"**, *2014 IEEE Proceedings of the Custom Integrated Circuits Conference (CICC) , Pages: 1 - 4*
8. Wei-Chung Chen; Yung-Sheng Huang; Meng-Wei Chien; Ying-Wei Chou; Hsin-Chieh Chen; Yi-Ping Su; Ke-Horng Chen; Chin-Long Wey; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee, **"±3% voltage variation and 95% efficiency 28nm constant on-time controlled step-down switching regulator directly supplying to Wi-Fi systems"**, *2014 Symposium on VLSI Circuits Digest of Technical Papers,Pages: 1 – 2*
9. Yi-Ping Su; Chiun-He Lin; Shen-Yu Peng; Ru-Yu Huang; Te-Fu Yang; Shin-Hao Chen; Ting-Jung Lo; Ke-Homg Chen; Chin-Long Wey; Ying-Hsi Lin; Chao-Cheng Lee; Jian-Ru Lin; Tsung-Yen Tsai, **"12.6 90% Peak efficiency single-inductor-multiple-output DC-DC buck converter with output independent gate drive control"**, *2015 IEEE International Solid- State Circuits Conference - (ISSCC), Pages: 1 - 3*
10. Kang-Yun Yang; Chang-Bao Chang; Ting-Ying Wu; Wen-Shan Wang; Ying-Hsi Lin; Ruey-Beei Wu, **"Modeling and Fast Eye Diagram Estimation of Ringing Effects on Branch Line Structures"**, *IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, Volume: 4, Issue: 4, Pages: 641 - 647*
11. Tzu-Chi Huang; Ming-Jhe Du; Yu-Chai Kang; Ruei-Hong Peng; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chao-Cheng Lee; Long-Der Chen; Jui-Lung Chen, **"120% Harvesting Energy Improvement by Maximum Power Extracting Control for High Sustainability Magnetic Power Monitoring and Harvesting System"**, *IEEE Transactions on Power Electronics, 2015, Volume: 30, Issue: 4, Pages: 2262 – 2274.*
12. Shang-Hsien Yang; Chin-Long Wey; Ke-Horng Chen; Ying-Hsi Lin; Jing-Jia Chen; Tsung-Yen Tsai; Chao-Cheng Lee, **"A 20MS/s buck/boost supply modulator for envelope tracking applications with direct digital interface"**, *2014 IEEE*

Asian Solid-State Circuits Conference (A-SSCC), Pages: 73 – 76

13. Shang-Hsien Yang; Yuan-Han Yang; Ke-Horng Chen; Chung-Chih Hung; Chin-Long Wey; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Zhih Han Tai; Yi Hsuan Cheng; Chi Chung Tsai; Hsin-Yu Luo; Shih-Ming Wang; Long-Der Chen; Cheng-Chen Yang; Huang Tian Hui, **"A dual-level dual-phase pulse-width modulation class-D amplifier with 0.001% THD, 112 dB SNR"**, *2014 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 2676 - 2679*

14. Hsin Chen; Chi-Wei Chen; Hsueh-Yi Hsieh; Ke-Horng Chen; Tsung-Yen Tsai; Jian-Ru Lin; Ying-Hsi Lin; Chao-Cheng Lee; Pei-Ling Tseng, **"Self-adjustable feed-forward control and auto-tracking off-time control techniques for 95% accuracy and 95% efficiency AC-DC non-isolated LED driver"**, *2015 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 1746 - 1749*

15. Tsung-Hsun Tsai; Ke-Horng Chen; Tsung-Yen Tsai; Jian-Ru Lin; Ying-Hsi Lin; Chao-Cheng Lee; Pei-Ling Tseng, **"99% High accuracy knee voltage detection for primary-side control in flyback converter"**, *2015 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 1754 - 1757*

16. Ying-Wei Chou; Meng-Wei Chien; Shin-Chieh Chen; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Zhih Han Tai; Yi Hsuan Cheng; Chi Chung Tsai; Hsin-Yu Luo; Shih-Ming Wang; Long-Der Chen; Cheng-Chen Yang; Huang Tian Hui , **"A low THD clock-free Class-D audio amplifier with an increased damping resistor and cross offset cancellation technique"** , *2014 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 2680 - 2683*

17. Wei-Chung Chen; Tzu-Chi Huang; Tsu-Wei Tsai; Ruei-Hong Peng; Kuei-Liang Lin; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Li-Ren Huang; Chao-Jen Huang; Chung-Chih Hung; Chin-Long Wey; Hsin-Yu Luo, **"Single inductor quad output switching converter with priority-scheduled program for fast transient and unlimited-load range in 40nm CMOS technology"**, *ESSCIRC 2014 - 40th Pages: 167 - 170*

18. Chao-Chang Chiu; Po-Hsien Huang; Lin, M.; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen Chao-Cheng Lee : Regular Papers , **"A 0.6 V Resistance-Locked Loop Embedded Digital Low Dropout Regulator in 40 nm CMOS With 80.5% Power Supply Rejection Improvement"**, *IEEE Transactions on Circuits and Systems, 2015, Volume: 62, Pages: 59 - 69*

19. Te-Fu Yang; Ru-Yu Huang; Yi-Ping Su; Balakumar; Ke-Horng Chen; Tsung-Yen Tsai; Jian-Ru Lin; Ying-Hsi Lin; Chao-Cheng Lee; Pei-Ling Tseng , **"Implantable biomedical device supplying by a 28nm CMOS self-calibration DC-DC buck converter with 97% output voltage accuracy"**, *2015 IEEE International Symposium on Circuits and Systems (ISCAS) Pages: 1366 - 1369*

20. Wei-Chung Chen; Kuei-Liang Lin; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Zhih Han Tai; Yi Hsuan Cheng; Chi Chung Tsai; Hsin-Yu Luo; Shih-Ming Wang; Long-Der Chen; Cheng-Chen Yang , **"A pseudo fixed switching frequency 2kHz/A in optimum on-time control buck converter with predicting correction technique for EMI solution"** , *2014 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 946 - 949*

21. Shen-Yu Peng, Tzu-Chi Huang, Yu-Huei Lee, Chao-Chang Chiu, Ke-Horng Chen, Ying-Hsi Lin, Chao-Cheng Lee, Tsung-Yen Tsai, Chen-Chih Huang, Long-Der Chen, and Cheng-Chen Yang, **"Instruction-Cycle-Based Dynamic Voltage Scaling Power Management for Low-Power Digital Signal Processor with 53% Power Savings",** *in IEEE Journal of Solid-State Circuits, pp.2649-2661 , Nov. 2013. (invited).*

22. Yu-Huei Lee1, Shen-Yu Peng1, Alex Chun-Hsien Wu1, Chao-Chang Chiu1, Yao-Yi Yang1, Ming-Hsin Huang1, Ke-Horng Chen1, Ying-Hsi Lin2**,** Shih-Wei Wang1, 2, Ching-Yuan Yeh2, Chen-Chih Huang2, Chao-Cheng Lee, **"A low Quiescent Current Asynchronous Digital-LDO with PLL-Modulated Fast-DVS Power Management in 40nm CMOS SoC for MIPS Performance Improvement",** *IEEE Journal of Solid-State Circuits, p.p.1018-1030, April 2013 (invited).*

23. Chih-Ying Hsiao, and Tzong-Lin Wu, Shih-Hung Wang, Chien-Chung Wang, Wen-Shan Wang, and Ying-Hsi Lin, **"Radio-Frequency Interference Mitigation Strategies for High-Speed Connectors",** *2013 IEEE Electrical Design of*

Advanced Packaging and Systems Symposium.

24. Yu-Huei Lee, Chao-Chang Chiu, Shen-Yu Peng, Ke-Horng Chen, Ying-Hsi Lin, Chao-Cheng Lee, Chen-Chih Huang, and Tsung-Yen Tsa, **"A Near-Optimum Dynamic Voltage Scaling (DVS) in 65nm Energy-Efficient Power Management with Frequency-Based Control (FBC) for SoC System" ,** *in IEEE Journal of Solid-State Circuits, pp.2563-2575 , November, 2012. (invited).*

25. Tzu-Chi Huang, Chun-Yu Hsieh, Yao-Yi Yang, Yu-Huei Lee, Yu-Chai Kang, Ke-Horng Chen, Chen-Chih Huang, and Ying-Hsi Lin, **"A Battery-free 217 nW Static Power Buck Converter for Wireless RF Energy Harvesting with α-Calibrated Dynamic On/Off Time and Adaptive Phase Lead Control,"** *in IEEE Journal of Solid-State Circuits, pp. 852-862, April, 2012. (invited).*

26. Wen-Shen Chou, Tzu-Chi Huang ; Yu-Huei Lee ; Yao-Yi Yang ; Yi-Ping Su ; Ke-Horng Chen ; Chen-Chih Huang ; Ying-Hsi Lin ; Chao-Cheng Lee ; Kuei-Ann Wen ; Ying-Chih Hsu ; Yung-Chow Peng ; Fu-Lung Hsueh**, "An Embedded Dynamic Voltage Scaling (DVS) System Through 55 nm Single-Inductor Dual-Output (SIDO) Switching Converter for 12-Bit Video Digital-to-Analog Converter,"** *in IEEE Journal of Solid-State Circuits, pp. 1568-1584, July, 2012.*

27. Yu-Huei Lee, Wei-Chung Chen, Chao-Chang Chiu, Shen-Yu Peng, Kuan-Yu Chu, Ke-Horng Chen, Ying-Hsi Lin, Chen-Chih Huang, Chao-Cheng Lee, **"A Single-Inductor Dual-Output (SIDO) Converter with Switchable Digital-or-Analog Low-Dropout Regulator for Ripple Suppression and High Efficiency Operation,"** *2012 IEEE ASSCC, Nov. 2012.*

28. Shen-Yu Peng, Yu-Huei Lee, Chun-Hsien Wu, Ke-Horng Chen, Ying-Hsi Lin, Chao-Cheng Lee, Chen-Chih Huang, Ching-Yuan Yeh, **"Real-Time Instruction-Cycle-Based Dynamic Voltage Scaling (iDVS) Power Management for Low-Power Digital Signal Processor (DSP) with 53% Energy Savings,"** *2012 IEEE ASSCC, Nov. 2012.*

29. Yu-Huei Lee, Shen-Yu Peng, Alex Chun-Hsien Wu, Chao-Chang Chiu, Yao-Yi Yang, Ming-Hsin Huang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Wei Wang, Ching-Yuan Yeh, Chen-Chih Huang, Chao-Cheng Lee, **"A 50nA Quiescent Current Asynchronous Digital-LDO with PLL-Modulated Fast-DVS Power Management in 40nm CMOS for 5.6 times MIPS Performance,"** *VLSI 2012.*

30. Yu-Huei Lee, Tzu-Chi Huang, Yao-Yi Yang, Wen-Shen Chou, Ke-Horng Chen, Chen-Chih Huang, and Ying-Hsi Lin, **"Minimized Transient and Steady-state Cross Regulation in 55 nm CMOS Single-Inductor Dual-Output (SIDO) Step-Down DC-DC Converter,"** *in IEEE Journal of Solid-State Circuits, Nov. 2011, to appear. (invited)*

31. Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Jung Wang, Yi-Kuang Chen, and Chen-Chih Huang, **"Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters with 91% Peak Efficiency,"** *in IEEE Journal of Solid-State Circuits*, pp. 904-915, April, 2011. (invited)

32. Yu-Huei Lee, Chao-Chang Chiu, Ke-Horng Chen, Ying-Hsi Lin, Chen-Chih Huang, **"On-the-fly Dynamic Voltage Scaling (DVS) in 65nm Energy-Efficient Power Management with Frequency-Based Control (FBC) for SoC System,"** *2011 IEEE ASSCC*, Nov. 2011.

33. Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Jung Wang, Kuo-Lin Zheng, Po-Fung Chen, Chun-Yu Hsieh, Yu-Zhou Ke, Yi-Kuang Chen, Chen-Chih Huang, **"A DVS Embedded Power Management for High Efficiency Integrated SoC in UWB System,"** *in IEEE Journal of Solid-State Circuits,* pp. 2227-2238, Nov. 2010. (Invited).

34. Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Jung Wang, Kuo-Lin Zheng, Po-Fung Chen, Chun-Yu Hsieh, Yu-Zhou Ke, Yi-Kuang Chen, Chen-Chih Huang, **"A Power Management IC with 60μW Low-Voltage PWM Controller for UWB/802.11n Applications,"** *in IJEE,* pp. 109-118, June 2010.

35. Yu-Huei Lee, Ke-Horng Chen, Ying-Hsi Lin, Yao-Yi Yang, Shih-Jung Wang, Yi-Kuang Chen, and Chen-Chih Huang, **"Minimized Transient and Steady-state Cross Regulation in 55nm CMOS Single-Inductor Dual-Output (SIDO) Step-Down DC-DC Converter,"** *2010 IEEE ASSCC*, Section 2-3, Nov. 2010. (Invited to submit to JSSC)

36. Yu-Huei Lee, Ke-Horng Chen, Ying-Hsi Lin, Yao-Yi Yang, Shih-Jung Wang, Yi-Kuang Chen, and Chen-Chih Huang, **"Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters with 91% Peak Efficiency,"** *IEEE VLSI-Symposium on Technology and Circuits*, pp. 57-58, June, 2010. (Invited to submit to JSSC)

37. Yu-Huei Lee, Ke-Horng Chen, Ying-Hsi Lin, Yao-Yi Yang, Shih-Jung Wang, Yi-Kuang Chen, Chen-Chih Huang , **"An Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters with 91% Peak Efficiency,"** *VLSI_2010*.

38. Chia-Jun Chang, Po-Chih Wang, Chih-Yu Tsai, Chin-Lung Li, Chiao-Ling Chang, Han-Jung Shih, Meng-Hsun Tsai, Wen-Shan Wang, Ka-Un Chan, and Ying-Hsi Lin, **"A CMOS Transceiver with internal PA and Digital Pre-distortion For WLAN 802.11a/b/g/n Applications,"** *RFIC 2010*.

39. Yu-Huei Lee, Shih-Jung Wang, Yao-Yi Yang, Kuo-Lin Zheng, Po-Fung Chen, Chun-Yu Hsieh, Ming-Hsin Huang, Yu-Nong Tsai, Yu-Zhou Ke, Ke-Horng Chen, Yi-Kuang Chen, Chen-Chih Huang, Ying-Hsi Lin, **"A DVS Embedded Power Management for High Efficiency Integrated SoC in UWB System,"** *2009 IEEE ASSCC,* pp. 321-324, Nov. 2009. (Invited to submit to JSSC)

40. Ming-Hsin Huang, Yu-Nong Tsai, Yu-Huei Lee, Shih-Jung Wang, Ying-Hsi Lin, Gin-Kou Ma, and Ke-Horng Chen, **"Sub-1V input single-inductor dual-output (SIDO) DC-DC converter with adaptive load-tracking control (ALTC) for single-cell-powered system,"** *the 35rd European Solid-State Circuits Conference (ESSCIRC)*, pp.268-271, Sept. 2009.

41. Yu-Huei Lee, Shih-Jung Wang, Yao-Yi Yang, Kuo-Lin Zheng, Po-Fung Chen; Chun-Yu Hsieh, Ming-Hsin Huang, Yu-Nong Tsai, Yu-Zhou Ke, Yi-Kuang Chen, Chen-Chih Huang, Ying-Hsi Lin, and Ke-Horng Chen, **"A High Efficiency and Compact Size 65nm Power Management Module with 1.2V Low-Voltage PWM Controller for UWB System Application,"** *the 35rd European Solid-State Circuits Conference (ESSCIRC)*, pp. 272 - 275, Sept. 2009.

42. Yung-Ming Chiu, Po-Chih Wang, Chin-Lung Li, Yi-Chang Shih, Yi-Jay Lin, Chung-Chan Huang, Kuo-Sheng Chung, Tsung-Yen Tsai, Hsien-Chong Hu, Pei-Si Wu, Yuh-Sheng Jean, Kai-Yi Huang, Shih-Min Lin, Chih-Kai Chien, Po-Ching Lin, Wen-Shan Wang, Hong-Ta Hsu, Ming-Chung Huang, Han-Jung Shih, Ka-Un Chan and Ying-Hsi Lin, **"A 65nm Low-Power RF SoC with Internal PA for 802.11n Application,**" *ASSCC 2009.*

43. Yu-Huei Lee, Shih-Jung Wang, Yao-Yi Yang, Kuo-Lin Zheng, Po-Fung Chen, Chun-Yu Hsieh,Yu-Zhou Ke, Ke-Horng Chen, Yi-Kuang Chen, Chen-Chih Huang, Ying-Hsi Lin, **"A High Efficiency and Compact Size 65nm Power Management with DVS Technique for UWB System,"** *ASSCC 2009.*

44. Chia-Jun Chang, Po-Chih Wang, Wei-Ming Chiu, Pei-Ju Chiu, Chun-Cheng Wang, Yi-Ming Chang, Chien-Yu Chen, Kai-Te Chen, Chao-Hua Lu, Shih-Min Lin, Chih-Pao Lin, Yung-Ming Chiu, Ka-Un Chan, Ying-Hsi Lin and Chao-Cheng Lee, **"A MISO CMOS Transceiver with internal PA for WLAN 802.11b/g/n Applications,"** *JSSCC 2009 invited.*

45. Chia-Jun Chang, Po-Chih Wang, Wei-Ming Chiu, Pei-Ju Chiu, Chun-Cheng Wang, Yi-Ming Chang, Chien-Yu Chen, Kai-Te Chen, Chao-Hua Lu, Shih-Min Lin, Chih-Pao Lin, Ka-Un Chan, Ying-His Lin and Chao-Cheng Lee, **" A MISO CMOS Transceiver For WLAN 802.11b/g/n Applications,"** *RFIC 2008*.

46. Kai-Yi Huang, Po-Chih Wang, Yuh-Sheng Jean, Ta-Hsun Yeh, Ying-Hsi Lin, **"Characterization and Modeling of Asymmetric LDD MOSFET for 65nm CMOS RF Power Amplifier Design,"** *RFIC 2008*.

47. Yung-Ming Chiu, Tsung-Ming Chen, Po-Yu Chen, Richard Kuan, Yi-Chang Shih, Yi-Jay Lin, Chin-Lung Li, Yuh-Sheng Jean, Kai-Yi Huang, Shih-Min Lin, Chih-Kai Chien, Po-Ching Lin, Wen-Shan Wang, Hong-Ta Hsu, Ming-Chung Huang, Chao-Hua Lu, Han-Jung Shih, Ka-Un Chan and Ying-His Lin, **"A 65nm Low-power CMOS Transceiver for 802.11n Portable Application,"** *RFIC 2008*.

48. Po-Chih Wang, Kai-Yi Huang, Yu-Fu Kuo, Ming-Chong Huang, Chao-Hua Lu, Tzung-Ming Chen, Chia-Jun Chang, Ka-Un Chan, Ta-Hsun Yeh, Wen-Shan Wang, Ying-Hsi Lin and Chao-Cheng Lee, **"A 2.4-GHz +25dBm P-1dB linear Power Amplifier with Dynamic Bias Control in a 65-nm CMOS Process,"** *ESSCIRCD 2008.*

49. Cheng-Chung Hsu, Chen-Chih Huang, Ying-Hsi Lin, Chao-Cheng Lee, **" A 10b 200MS/s Pipelined Folding ADC with Offset Calibration,"** *ESSCIRC 2007.*

50. Cheng-Chung Hsu, Fong-Ching Huang, Chih-Yung Shih, Chen-Chih Huang, Ying-Hsi Lin, Chao-Cheng Lee, Behzad Razavi, **"An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration,"** *ISSCC 2007_D25_07Aut2.*

51. Tzung-Ming Chen, Yung-Ming Chiu, *Member, IEEE*, Chun-Cheng Wang, *Member, IEEE*, Ka-Un Chan, Ying-Hsi Lin, Ming-Chong Huang, Chao-Hua Lu, Wen-Shan Wang, Che-Sheng Hu, Chao-Cheng Lee, Jiun-Zen Huang, Bin-I Chang, Shih-Chieh Yen, and Ying-Yao Lin, **"A Low-Power Full-Band 802.11a/b/g WLAN Transceiver with on-chip PA,"** *JSSCC 2007*.

52. Po-Chih Wang, Chia-Jun Chang, Wei-Ming Chiu, Pei-Ju Chiu, Chun-Cheng Wang, Chao-Hua Lu, Kai-Te Chen, Ming-Chong Huang, Yi-Ming Chang, Shih-Min Lin, Ka-Un Chan, Ying-Hsi-Lin and Chao-Cheng Lee, **"A 2.4GHz Fully Integrated Transmitter Front End with +26.5-dBm On-Chip CMOS Power Amplifier,"** *RFIC 2007*.

53. Cheng-Chung Hsu, Chen-Chih Huang, Ying-Hsi Lin, Chao-Cheng Lee, Zaw Soe, Turgut Aytur, Ran-Hong Yan, **"A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS,"** *VLSI 2007*.

54. Shih-Chieh Yen, Ying-Yao Lin, Tzung-Ming Chen, Yung-Ming Chiu, Bin-I Chang, Ka-Un Chan, Ying-Hsi-Lin, Ming-Chong Huang, Jiun-Zen Huang, Chao-Hua Lu, Wen-Shan Wang, Che-Sheng Hu and Chao-Cheng Lee, **"A Low-power Full-band 802.11abg CMOS Transceiver with On-chip PA,"** *RFIC 2006*.

55. Ying-His Lin, Ka-Un Chan, Chia-Jun Chang,Tsung-Ming Chen, Ying-Yao Lin and Han-Chang Kang, **"A single-chip direct-sequence spread-spectrum CMOS transceiver for high performance, low cost 2.4-GHz cordless applications,"** *ASSCC 2005 8012.*